

TEAC

SERVICE MANUAL

PD-H300

Compact Disc Player

NOTES

- PC boards shown are viewed from parts side.
- The parts with no reference number or no parts number in the exploded views are not supplied.
- As regards the resistors and capacitors, refer to the circuit diagrams contained in this manual.
- <u>A</u> Parts marked with this sign are safety critical components.
 - They must be replaced with identical components- refer to the appropriate parts list and ensure exact replacement
- Parts of [] mark can be used only with the version designated.

[E]. EUROPE

CONTENTS

PECIFICATIONS · · · · · · · · · · · · · · · · · · ·	2
PIN FUNCTION · · · · · · · · · · · · · · · · · · ·	. 3
IRING DIAGRAM · · · · · · · · · · · · · · · · · · ·	11
OCK DIAGRAM · · · · · · · · · · · · · · · · · · ·	13
CHEMATIC DIAGRAM · · · · · · · · · · · · · · · · · · ·	15
RINTED CIRCUIT BOARDS · · · · · · · · · · · · · · · · · · ·	17
(PLODED VIEW · · · · · · · · · · · · · · · · · · ·	19
ECTRICAL PARTS LIST · · · · · · · · · · · · · · · · · · ·	22

Specifications

Laser System : 3-beam laser

Digital Filter : 8-times oversampling

Frequency Response: 20Hz-20,000Hz (±2dB)

Error Correction Method:

Cross Interleave Reed-Solomon code

S/N Ratio : More than 96dB

(IHF "A" Filter used)

T.H.D : Less than 0.02% (1kHz)

Output Voltage : 2V RMS

Power requirements: 230V, 50Hz [EUR]

Power Consumption: 10W [EUR]

Dimensions (W \times H \times D): 215 \times 85 \times 275mm

Weight : 2.8kg

Standard accessories

* Improvements may result in specification or

feature changes without notice.

IC PIN DESCRIPTION


IC13 BVIANAM 1232C (μ-COM)

PIN NO.	SYMBOL	I/O	DESCRIPTION	
1	VDD		+5V POWER SUPPLY PIN	
2	F_MOTOR	0	MECHANISM OPEN CONTROL OUTPUT PIN	
3	R_MOTOR	0	MECHANISM CLOSE CONTROL OUTPUT PIN	
4	NC			
5	NC			
6	NC			
7	NC			
8	TEST	1	OPTION (LOW=TEAC)	
9	NC			
10	SQCK	0	SUBCODE-Q DATA CLOCK OUTPUT PIN	
11	SQSQ	ī	SUBCODE-Q DATA SERIAL INPUT PIN	
12	NC			
13	SCOR	1	SUBCODE SYNC SIGNAL (S0+S1) INPUT PIN	
14	OP/SW		OPEN SWITCH CHECK INPUT PIN	
15	CL/SW	I	CLOSE SWITCH CHECK INPUT PIN	
16	NC NC			
17	NC			
18	NC			
19	NC	-		
20	NC			
21	NC			
22	GND			
23	GND			
24	VDD		+5V POWER SUPPLY PIN	
25	VDD		+5V POWER SUPPLY PIN	
26	NC			
27	GND			
28	NC			
29	NC			
30	GND			
31	XIN	1	SYSTEM CLOCK OSCILLATION CRYSTAL INTERFACE INPUT PIN	
32	XOUT	0	SYSTEM CLOCK OSCILLATION CRYSTAL INTERFACE OUTPUT PIN	
33	RESET	-	SYSTEM RESET PIN "LOW"=ACTIVE	
	RE_IN	1	REMOCON DATA INPUT PIN	
34	BUS_IN	1	REMOCON DATA INPUT PIN	
35		0	REMOCON DATA OUTPUT PIN	
36	BUS_OUT		SSP STATUS INPUT PIN	
37	SENS2		DSP STATUS INPUT PIN	
38	SENS	1	TRACK COUNT INPUT PIN	
39	COUT			
40	MUTE	0	AUDIO MUTE OUTPUT PIN	
41	CLOCK	0	CLOCK OUTPUT PIN	
42	XLAT	0	LATCH OUTPUT PIN	
43	DATA	0	DATA OUTPUT PIN	
44	F. OK		FOCUS OK INPUT PIN	
45	GFS		FRAME SYNC STATUS INPUT PIN	
46	DSP RESET	0	SYSTEM RESET FROM DSP OUTPUT PIN	
47	POWER	0	SYSTEM POWER ON/OFF OUTPUT PIN	
48	FLT POWER	0	FIP FILAMENT POWER ON, OFF OUTPUT PIN	

PIN NO.	SYMBOL	1/0	DESCRIPTION
49	NC		
50	30V		FIP VOLTAGE SUPPLY PIN
51	LED	0	STANDBY LED ON OFF OUTPUT PIN
52	NC		
53	NC		
54	NC		
55	NC	-	
56	NC		
57	NC		
58	NC		
59	KS_1	0	KEY SCAN OUTPUT PIN
60	KS_2	0	KEY SCAN OUTPUT PIN (NOT USED)
61	KS_3	0	KEY SCAN OUTPUT PIN
62	KS_4	0	KEY SCAN OUTPUT PIN
63	KS_5	0	KEY SCAN OUTPUT PIN
64	KS_6	0	KEY SCAN OUTPUT PIN (NOT USED)
65	KS_7	0	KEY SCAN OUTPUT PIN (NOT USED)
66	KS_8	0	KEY SCAN OUTPUT PIN (NOT USED)
67		0	
	P1 .		FIP SEGEMENT SIGNAL OUTPUT PIN
68	P2	0	FIP SEGEMENT SIGNAL OUTPUT PIN
69	P3	0	FIP SEGEMENT SIGNAL OUTPUT PIN
70	P4	0	FIP SEGEMENT SIGNAL OUTPUT PIN
.71	P5	0	FIP SEGEMENT SIGNAL OUTPUT PIN
. 72	P6	. 0	FIP SEGEMENT SIGNAL OUTPUT PIN
73	P7	0	FIP SEGEMENT SIGNAL OUTPUT PIN
74	P8	0	FIP SEGEMENT SIGNAL OUTPUT PIN
75	P9	0	FIP SEGEMENT SIGNAL OUTPUT PIN
76	P10	0	FIP SEGEMENT SIGNAL OUTPUT PIN
77	P11	0	FIP SEGEMENT SIGNAL OUTPUT PIN
78	P12	0	FIP SEGEMENT SIGNAL OUTPUT PIN
79	P13	0	FIP SEGEMENT SIGNAL OUTPUT PIN
80	P14	0	FIP SEGEMENT SIGNAL OUTPUT PIN
81	P15	0	FIP SEGEMENT SIGNAL OUTPUT PIN
82	P16	0	FIP SEGEMENT SIGNAL OUTPUT PIN
83	1G	0	FIP TIMING SIGNAL OUTPUT PIN
84	2G	0	FIP TIMING SIGNAL OUTPUT PIN
85	3G	0	FIP TIMING SIGNAL OUTPUT PIN
86	4G	0	FIP TIMING SIGNAL OUTPUT PIN
87	5G	0	FIP TIMING SIGNAL OUTPUT PIN
88	6G	0	FIP TIMING SIGNAL OUTPUT PIN
89	7G	0	FIP TIMING SIGNAL OUTPUT PIN
90	8G	0	FIP TIMING SIGNAL OUTPUT PIN
91	KI_8	1	KEY SCAN INPUT PIN
92	KI_7	T	KEY SCAN INPUT PIN
93	KI_6	T i	KEY SCAN INPUT PIN
94	KI_5	 i	KEY SCAN INPUT PIN
95	KI_4	 	KEY SCAN INPUT PIN
96	KI_3	 	KEY SCAN INPUT PIN
97	KI_2	<u> </u>	KEY SCAN INPUT PIN
98	KI_1		KEY SCAN INPUT PIN
99	P17	0	FIP SEGEMENT SIGNAL OUTPUT PIN
100	NC	-	THE SECRETAL SIGNAL OUTFULFIN


KA9258D

Pin No.	System	I/O	Description		
1	DO1.1	0	DRIVE OUTPUT		
2	DO1.2	0	DRIVER OUTPUT		
3	DI1.1	1	DRIVE INPUT		
4	DI1.2	I	DRIVE INPUT		
5	REG		REGULATOR		
6	REO	0	REGULATOR OUTPUT		
7	MUTE		MUTE		
8	GND1		GROUND		
9	DI2.1	ı	DRIVER INPUT		
10	DI2.2	l ·	DRIVE INPUT		
11	DO2.1	0	DRIVE OUTPUT		
12	DO2.2	0	DRIVE OUTPUT		
13	GND2		GROUND		
14	OPOUT	0	OPAMP OUTPUT		
15	OPIN(-)	I .	OPAMP INPUT(-)		
16	OPIN(+)	ı	OPAMP INPUT(+)		
17	DO3.1	0	DRIVE OUTPUT		
18	D03.2	. 0	DRIVE OUTPUT		
19	DI3.1	I	DRIVE INPUT		
20	DI3.2	1	DRIVE INPUT		
21	VCC1		SUPPLY VOLTAGE		
22	VCC2		SUPPLY VOLTAGE		
23	VREF		2.5V BIAS VOLTAGE		
24	DI4.1	ı	DRIVE INPUT		
25	DI4.2	ı	DRIVE INPUT		
26	DO4.1	0	DRIVE OUTPUT		
27	DO4.2	0	DRIVE OUTPUT		
28	GND 3		GROUND		



CXA1992BR (RF AMP+Servo signal processor)

No.	lo. SYMBOL I/O		DESCRIPTION				
1	FEO	0	Focus error amplifier output. Connected internally to the window comparator input for bias adjustment.				
2	FEI	1	Focus error input.				
3	FDFCT	1	Capacitor connection pin for defect time constant.				
4	FGD	1	Ground this pin through a capacitor for cutting the focus servo high-frequency gain.				
5	FLB	ī	External time constant setting pin for boosting the focus servo low-frequency.				
6	FE- O	0	Focus drive output.				
13	TA- O	0	Tracking drive output.				
16	SL- O	0	Sled drive output.				
7	FE-M	1	Focus amplifier inverted input.				
8	SRCH	T	External time constant setting pin for generating focus search waveform.				
9	TGU	1	External time constant setting pin for switching tracking high-frequency gain.				
10	TG2		External time constant setting pin for switching tracking high-frequency gain.				
11	FSET	l i	Peak frequency setting pin for focus and tracking phase compensation amplifier.				
12	TA-M		Tracking amplifier inverted input.				
14	SL-P		Sled amplifier non-inverted input.				
15	SL-M	l i	Sled amplifier inverted input.				
17	ISET	ı	Connect an external capacitance to set the current which determines the Focus search, Track jump, and Sled kick heights.				
18	Vcc		Positive power supply.				
19	LOCK	l i	The sled overrun prevention circuit operates when this pin is Low. (no pull-up resistance)				
20	CLK	 	Serial data transfer clock input from CPU. (no pull-up resistance)				
22	DATA	<u> </u>	Serial data input from CPU. (no pull-up resistance)				
21	XLT	 	Latch input from CPU. (no pull-up resistance)				
23	XRST	 	Reset input ; resets at Low. (no pull-up resistance)				
24	C. OUT	0	Track number count signal output.				
25	SENS1	0	Outputs FZC, DFCT1, TZC, BALH, TGH, FOH, ATSC, and others according to the command from CPU.				
26	SENS2	0	Outputs DFCT2, MIRR, BALL, TGL, FOL, and others according to the command from the CPU.				
27	FOK	0	Focus OK comparator output.				
28	CC2	1	Input for the defect bottom hold output with capacitance coupled.				
29	CC1	0	Defect bottom hold output. Connected internally to the interruption comparator input.				
30	CB	i	Connection pin for defect bottom hold capacitor.				
31	CP		Connection pin for MIRR hold capacitor. MIRR comparator non-inverted input.				
32	RF-1						
		<u> </u>	Input for the RF summing amplifier output with capacitance coupled.				
33	RF- O	0	RF summing amplifier output. Eyepattern check point.				
34	RF- M	1	RF summing amplifier inverted input. The RF amplifier gain is determined by the resistance connected between this pin and RFO pin.				
35	RFTC	1	External time constant setting pin during RF level control.				
36	LD	0	APC amplifier output.				
37	PD	1	APC amplifier input.				
38	PD1	1	RE I-V amplifier inverted input.				
39	PD2	1	Connect these pins to the photo diode A+C and B+D pins.				
40	FE- BIAS	1	Bias adjustment of focus error amplifier. Leave this pin open for automatic adjustment.				
41	F	1	F I-V and EI -V amplifier inverted input.				
42	E	1	Connect these pins to photo diodes F and E.				
43	El		I-V amplifier E gain adjustment. (When not using automatic balance adjustment)				
44	VEE		Negative power supply.				
45	TEO	0	Tracking error amplifier output. E-F signal is output.				
46	LPFI	-1	Comparator input for balance adjustment. (input from TEO through LPF)				
47	TEI	1	Tracking error input.				
50	TDFCT	I	Capacitor connection pin for defect time constant.				
48	ATSC	1	Window comparator input for ATSC detection.				
49	TZC	ı	Tracking zero-cross comparator input.				
51	VC	0	(VCC+VEE)/2 direct voltage output.				
52	FZC	ı	Focus zero-cross comparator input.				



IC PIN DESCRIPTION

CXD2529Q (Digital Signal Processor)

No.	SYMBOL	I/O		DESCRIPTION			
1	VDD		_	Power supply (+5V).			
2	Vss	_	_	GND.			
3	LMUT	0	1, 0	Left-channel zero detection flag.			
4	RMUT	0	1, 0	Right-channel zero detection flag.			
5	TES2	0	1, 0	TEST output pin; normally open.			
6	скоит	0	1, 0	Master clock frequency-divider output. Selects and outputs XTAl \times 1, \times 1/2, \times 1/4 or low only.			
7	SQCK	1		SQSO readout clock input.			
8	SQSO	0	1, 0	Sub Q 80-bit serial output.			
9	SENS	0	1, 0	SENS output to CPU.			
10	DATA	1		Serial data input from CPU.			
11	XLAT	1		Latch input from CPU. Serial data is latched at the falling edge.			
12	CLOK	1		Serial data transfer clock input from CPU.			
13	SEIN	1		SENS input from SSP.			
14	CNIN	1		Track jump count signal input.			
15	DATO	0	1, 0	Serial data output to SSP.			
16	XLTO	0	1, 0	Serial data latch output to SSP. Latched at the falling edge.			
17	CLKO	0	1, 0	Serial data transfer clock output to SSP.			
18	SPOA	I		Microcomputer extended interface (input A).			
19	SPOB	1		Microcomputer extended interface (input B).			
20	SPOC	Ţ		Microcomputer extended interface (input C).			
21	SPOD	ı		Microcomputer extended interface (input D).			
22	XLON	0	1, 0	Microcomputer extended interface (output).			
23	FOK	ı		Focus OK input. Used for SENS output and the servo auto sequencer.			
24	VDD	_	. —	Power supply (+5V).			
25	Vss	-		GND.			
26	MON	0	1, 0	Spindle motor on/off control output.			
27	MDP	0	1, Z, 0	Spindle motor servo control.			
28	MDS	0	1, Z, 0	Spindle motor servo control.			
29	LOCK	0	1, 0	GFS is sampled at 460Hz; when GFS is high, this pin ouputs a high signal. If GFS is low eight consecutive samples, this pin outputs low.			
30	PWMI	ı		Spindle motor external control input.			
31	TES0	. 1		TEST pin; normally GND.			
32	TES1	ı		TEST pin; normally GND.			
33	VPCO2	0	1, Z, 0	Wide-band EFM PLL charge pump output. Turned on/off by FCSW of address E			
34	VPCO1	0	1, Z, 0	Charge pump output for wide-band EFM PLL.			
35	VCKI	1		VCO2 oscillation input for the wide-band EFM PLL.			
36	V16M	0	1, 0	VCO2 oscillation output for the wide-band EFM PLL.			
37	VCTL	1		VCO2 control voltage input for the wide- band EFM PLL.			
38	PCO	0	1, Z, 0	Master PLL charge pump output.			
39	FILO	1	Analog	Master PLL (slave=digital PLL) filter output.			
40	FILI	ı		Master PLL filter input.			
41	AVss	_		Analog GND.			
42	CLTV	I		Master VCO control voltage input.			
43	AVDD		_	Analog power supply (+5V)			
44	RF	I		EFM signal input.			
45	BIAS	1		Constant current input of the asymmetry circuit.			
46	ASYI	ı		Asymmetry comparator voltage input.			
47	ASYO	0	1, 0	EFM full-swing output (low = Vss, high = Vpd)			
48	ASYE	1		Low: asymmetry circuit off; high: asymmetry circuit on.			
49	WDCK	0	1, 0	D/A interface. Word clock f = 2fs			
50	LRCK	0	1, 0	D/A interface. LR clock output f = fs			
51	LRCKI	I		LR clock input.			

Q

No. SYMBOL I/O		/0	DESCRIPTION		
52	PCMD	0	1, 0	D/A interface. Serial data output (two's complement, MSB first).	
53	PCMDI		-,-	D/A interface. Serial data input (two's complement, MSB first).	
54	BCK	0	1, 0	D/A interface. Bit clock output.	
55	BCKI	Ī	.,,	D/A interface. Bit clock input.	
56	Vss			GND.	
57	VDD			Power supply (+5V).	
58	GTOP	0	1, 0	GTOP output.	
59	XUGF	0	1, 0	XUGF output.	
60	XPCK	0	1, 0	XPLCK output.	
61	GFS	-0	1, 0	GFS output.	
62	RFCK	0	1, 0	RFCK output.	
63	C2PO	0	1, 0	C2PO output.	
64	XROF	0	1, 0	XRAOF output.	
65	MNT3	0	1, 0	MNT3 output.	
		0	-		
66	MNT1	0	1, 0	MNT1 output.	
67	MNT0	0	1, 0	MNT0 output.	
68	XTSL		4.0	Crystal selector input. Low: 16.9344MHz; high: 33.8688MHz.	
69	FSTT	0	1, 0	2/3 frequency-divider output for Pins 89 and 90.	
70	C4M	0	1, 0	4.2336MHz output. 1/4 frequency-divided VCKI output in CAV-W mode.	
71	DOUT	0	1, 0	Digital Out output.	
72	EMPH	0	1, 0	Outputs a high signal when the playback disc has emphasis, and a low signal when there is no emphasis.	
73	ЕМРНІ	. 1		Inputs a high signal when de-emphasis is on, and a low signal when de-emphasis is off.	
74	WFCK	0	1, 0	WFCK output.	
75	SCOR	0	1, 0	Outputs a high signal when either subcode sync S0 or S1 is detected.	
76	SBSO	0	1, 0	Sub P to W serial output.	
77	EXCK	ī		SBSO readout clock input.	
78	Vss			GND.	
79	VDD		_	Power supply (+5V).	
80	SYSM			Mute input. Active when high.	
81	NC				
82	AVss		_	Analog GND.	
83	AVDD			Analog power supply (+5V).	
84	AOUT1	0		Left-channel analog output.	
85	AIN1	i		Left-channel operational amplifier input.	
86	LOUT1	0	 	Left-channel LINE output.	
87		-	 	Analog GND.	
	AVss		 	Power supply for master clock.	
88	XVss		-	Crystal oscillation circuit input. Input the external master clock via this pin.	
89	XTAI	ļ	 		
90	XTAO	0		Crystal oscillation circuit output.	
91	XVDD			GND for master clock.	
92	AVss			Analog GND.	
93	LOUT2	0	-	Right-channel LINE output.	
94	AIN2			Right-channel operational amplifier input.	
95	AOUT2	0		Right-channel analog output.	
96	AVDD		-	Analog power supply (+5V).	
97	AVss			Analog GND.	
98	NC				
99	NC				
100	XRST	I		System reset. Reset when low.	


Notes) • PCMD is an MSB first, two's complement output.

- GTOP is used to monitor the frame sync protection status. (High: sync protection window released)
 XUGF is the negative pulse for the frame sync derived from the EFM signal. It is the signal before sync protec
- XPLCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge of XPLCK and the EFM signal transition point coincide.


 GFS goes high when the frame sync and the insertion protection timing match.

 RFCK is derived with the crystal accuracy. This signal has a cycle of 136µs (during normal-speed).


- C2PO represents the data error status.
- XRAOF is generated when the 16K RAM exceeds the \pm 4F jitter margin.




WIRING DIAGRAM




BLOCK DIAGRAM




SCHEMATIC DIAGRAM



PRINTED CIRCUIT BOARDS





EXPLODED VIEW PARTS LIST

21

lef. No.	Part No.	Description	Remarks
	9A06870300	PANEL, FRONT	
	9A06863300	INDICATOR, STANDBY	
	9A06831000	PANEL, FRONT	
	9A06868300	KNOB, CPS	
	9A06862700	KNOB, STANDBY	
	9A06862500	KNOB, STANDBY	
	9A06868200	KNOB, TACT (OPEN/CLOSE)	
	9A06868400	KNOB, OPERATION	
		FRONT PCB	
3	9A06871600	CHASSIS, BOTTOM	
4	9A06864400	FOOT	
5	9A05837300	FOOT CUSHION	· ·
6	3/10/3007 300	PCB SUPPORT	·
7	9A06241400	RUBBER, SUPPORT	
, 8	9A06241400 9A06870600	SUPPROT, MECHA	
	3700070000	SOFFROI, MECHA	
)	9A06871700	PCB MAIN	
1		TRANS	
2		POWER PCB	
3	9A06870200	PANEL, REAR	
4	9A06754900	BUSHING, AC CORD	
5	9A05328100	CORD, POWER	
6	9A06870100	CABINET, TOP	
0	9A06240500	WINDOW 1A154Y	
1	9A06869300	ORNAMENT, TRAY	
2	9A06224200	BADGE, TEAC	
1	9A01377400	SCREW, KTB3+10G	
2	3A0 137 7 400	SCREW KTS3+6J	
3	9A06866000	SCREW KTS3+60	
4	9A05339200	SCREW, KTW3+8J	
† 5	9A05339200 9A05338800	SCREW KTB4+6F	
1	Shooddoo	GONEW KID4 FOI	
6	9A01535800	SCREW, KTB3+8J	·
7		SCREW, KTW3+10G	
3	9A06241200	SCREW, SPECIAL	
}		SCREW, KTB3+6F	

ELECTRICAL PARTS LIST

Ref. No.	Part No.	Description	Ref. No.	Part No.	Description
IC11	9A06867800	I.C, SSP CXA1992BR		9A06830400	CD, MECHANISM ASS'Y
IC12	9A06867900	I.C, DSP CXD2529Q	BN11	9A06872100	MECHA WIRE ASS'Y
IC13	9A06867700	1.C, MICOM	BN12	9A06872200	MECHA WIRE ASS'Y
IC14	9A05218500	IC, KA9258D	BN 13	9A06872300	MECHA WIRE ASS'Y
IC15 ⁻	9A05341500	IC, KA7805-ABTU	BN14	9A06872400	MECHA WIRE ASS'Y
Q101	9A05895900	TR, KTA1266YT	T201	9A06830600	TRANS, POWER
2102, Q103	9A05197200	TR, KTA1271YT	JK21	9A06239100	MODULE, OPTICAL
Q104, Q105	9A06871900	TR, KTC3205YT	JK22	9A06869700	JACK, BOARD
2106, Q107	9A05219100	TR, 2SB892T	JK23	9A06869800	JACK, IN/OUT (B/B,G)
2108, Q111	9A05196500	TR, DTC114YST			
2112	9A05196400	TR, DTA114YST	L102	9A06870400	COIL, CHOCK
1113	9A05196500	TR, DTC114YST	RX21	9A06871200	RES, NETWORK
Q114	9A05911600	TR., 2SA933SR	RX22	9A06254900	RES, NETWORK SN8X104J
Q115, Q116	9A05197400	TR, KTC3203YT	X101	9A05193100	CRYSTAL, 16934A120C
Q117	9A05939500	TR., 2SC1740SR	X102	9A05193000	CRYSTAL, 08000E160C
			R233	9A05337400	R, CARBON 1/2W 10
0101~D108	9A01390500	DIODE, 1N4148MT	BN 15	9A06872500	WIRE ASS'Y
			BN16	9A06872600	WIRE ASS'Y
C21	9A05976700	IC. ASS'Y	BN 17	9A06872700	WIRE ASS'Y
C22	9A06868000	1,0	BN 18	9A06872800	WIRE ASS'Y
IC23, IC24	9A06871800	1.C	BN24	9A06872900	WIRE ASS'Y
		:		9A06868100	FUSE 200315TLE
2201	9A05939500	TR., 2SC1740SR		9A05328100	CORD, POWER
202	9A05911600	TR., 2SA933SR			
203	9A05196700	TR, KSA916-Y-SHTA	· ·		
204	9A05196500	TR, DTC114YST			
205	9A05196400	TR, DTA114YST			·
Q206, Q207	9A05197500	TR, KTD1302T			
C204, C205	9A06868600	CAP, ELECT			
C212	9A06868800	CAP, ELECT			
201, D202	9A05194600	D10DE, 1N4003SRT			
203~D207	9A05194700	DIODE, 1N4003ST			
208	9A05193700	DIODE, ZENER MTZJ24BT			
209	9A06236200	DIODE, ZENER MTZJ6.2BT			
0210, D211	9A05359600	DIODE, ZENER MTZJ12BT			
IT1	9A06238900	F.I.P FIP8DRM7			
SW21~SW28	9A06671200	SW. TACT EVQ21505R			
BN 19, BN 20	9A06872000	CABLE, CARD			